# United States Patent and Trademark Office

HA

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/594,510	06/16/2000	Alan G. Wood	M4065.0184/P184	2407		
24998 75	90 07/14/2006		EXAM	EXAMINER		
DICKSTEIN SHAPIRO LLP			LUU, CH	LUU, CHUONG A		
1825 EYE STR. Washington, D		ART UNIT	PAPER NUMBER			
<b>.</b>		2818				
			DATE MAIL ED: 07/14/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)				
Office Action Summary		09/594,51	0	WOOD ET AL.				
		Examiner	· · · · · · · · · · · · · · · · · ·	Art Unit				
		Chuong A		2818				
Period fo	The MAILING DATE of this communication or Reply	appears on the	cover sheet with the c	orrespondence ad	ldress			
THE - Exte after - If the - If NO - Failu	ORTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CFI SIX (6) MONTHS from the mailing date of this communication experiod for reply specified above is less than thirty (30) days, and period for reply is specified above, the maximum statutory perion to reply within the set or extended period for reply will, by streeply received by the Office later than three months after the month and patent term adjustment. See 37 CFR 1.704(b).	DN. R 1.136(a). In no even. a reply within the statueriod will apply and witatute, cause the appl	ent, however, may a reply be timutery minimum of thirty (30) days Il expire SIX (6) MONTHS from ication to become ABANDONEI	nely filed s will be considered timel the mailing date of this c D (35 U.S.C. § 133).	ly. ommunication.			
Status								
1)[\implies]	Responsive to communication(s) filed on 4	<u>1/24/2006</u> .						
2a)□		This action is n	on-final.					
3)								
Disposit	ion of Claims							
	Claim(s) <u>1-23,35 and 38-41</u> is/are pending 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) <u>1-23,35 and 38-41</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction are	drawn from cor	nsideration.					
Applicati	ion Papers							
9)[	The specification is objected to by the Exan	miner.						
10)	10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
	Applicant may not request that any objection to	the drawing(s) b	e held in abeyance. See	e 37 CFR 1.85(a).				
11)	Replacement drawing sheet(s) including the cor The oath or declaration is objected to by the	•	- , , ,		• •			
Priority ι	ınder 35 U.S.C. § 119							
12) <u></u> a)l	Acknowledgment is made of a claim for fore All b) Some * c) None of:  1. Certified copies of the priority docum  2. Certified copies of the priority docum  3. Copies of the certified copies of the papplication from the International But See the attached detailed Office action for a	nents have been nents have been priority docume reau (PCT Rule	n received. n received in Application ents have been received e 17.2(a)).	on No ed in this National	Stage			
Attachmen	• •							
1) 🔯 Notic 2) 🦳 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	<b>,</b>	4) Interview Summary Paper No(s)/Mail Da					
3) 🔲 Inforr	nation Disclosure Statement(s) (PTO-1449 or PTO/SB. r No(s)/Mail Date		5) Notice of Informal Pa		D-152)			

#### **DETAILED ACTION**

### Response to Arguments

Applicant's arguments with respect to claims 1-23, 35 and 38-41 have been considered but are most in view of the new ground(s) of rejection.

#### PRIOR ART REJECTIONS

### **Statutory Basis**

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

#### The Rejections

Claims 1-18 is rejected under 35 U.S.C. 102(e) as being anticipated by Lam (U.S. 6,344,104 B1).

Application/Control Number: 09/594,510

**Art Unit: 2818** 

Lam discloses a stacked-die integrated circuit chip package with

(1); (11) forming conductive structures in contact with a top surface of a dielectric substrate (see Figures 5-8);

subsequently, forming a layered assembly by attaching a wafer to said dielectric substrate, such that said conductive traces are in electrical communication with semiconductor devices in said wafer(see Figures 5-8);

forming input/output devices in contact with said conductive traces (see Figures 5-8);

subsequently, dicing said layered assembly (see Figures 5-8);

- (2) further comprising the step of connecting said semiconductor devices to input/output devices (see Figures 5-8);
- (3) wherein said testing is conducted through said input/output devices (see Figures 5-8);
- (4) further comprising the step of discarding one or more defective packages (see Figures 5-8);
- (5) wherein said step of forming said layered assembly includes the step of adhering said wafer to said dielectric substrate (see Figures 5-8);
- (6) further comprising the step of electrically connecting said semiconductor devices to ball grid arrays on said dielectric substrate (see Figures 5-8);
- (7) wherein said connecting step comprises the step of locating wire bonds in openings through said dielectric substrate (see Figures 5-8);

Application/Control Number: 09/594,510 Page 4

Art Unit: 2818

(8) wherein said connecting step comprises the step of connecting solder bumps on said wafer to circuit traces on said dielectric substrate (see Figures 5-8);

- (9); (17) wherein said dicing step is performed by a saw (see Figures 5-8);
- (10) further comprising the step of providing an electrode pad in said layered assembly (see Figures 5-8);
- (12) wherein said forming step comprises the step of adhering said wafer to said metal layer (see Figures 5-8);
- (13); (14) wherein said connecting step comprises the step of locating wire bonds in openings through said dielectric substrate (see Figures 5-8);
- (15) wherein said connecting step comprises the step of connecting solder bumps on said wafer to conductive traces on said dielectric substrate (see Figures 5-8);
- (16) further comprising the step of connecting said traces to conductive vias extending through said dielectric substrate (see Figures 5-8);
- (18) further comprising the step of testing said semiconductor devices through said ball grid arrays (see Figures 5-8).

#### PRIOR ART REJECTIONS

### **Statutory Basis**

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

### The Rejections

Claims 19 and 39-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoon et al. (U.S. 6,479,887 B1) in view of Yang (U.S. 6,498,387 B1).

Yoon discloses a semiconductor package with

(19) subsequently, attaching said semiconductor wafer to said dielectric tape; subsequently, connecting said semiconductor devices in said wafer to ball grid arrays on said dielectric tape;

simultaneously dicing said wafer and said dielectric tape (see Figures 2A-2F).

Yoon teaches everything above except for aligning a plurality of semiconductor devices in a semiconductor wafer with respected to openings in a dielectric tape.

However, Yang discloses a wafer level package with (19)..... aligning a plurality of semiconductor devices in a semiconductor wafer with respected to openings in a dielectric tape (see abstract. Figures 11-15); (39) further comprising the step of attaching said dielectric tape to said wafer by applying heat or pressure to the assembly (see column 4, lines 29-34); (40) further comprising the step of evacuating gas from said assembly. It would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the teachings of Yoon and Yang to fabricate a semiconductor device

Application/Control Number: 09/594,510

Art Unit: 2818

Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yoon et al. (U.S. 6,479,887 B1) in view of Yang (U.S. 6,498,387 B1) and further in view of Gaynes et al. (U.S. 6,165,885).

Yoon and Yang teach everything above except for wherein said wafer is optically aligned with respect to said dielectric tape. However, Gaynes discloses an electronic component with (20) wherein said wafer is optically aligned with respect to said dielectric tape (see column 18, lines 51-65) It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the teachings of Yoon and Yang (in accordance with the teaching of Gaynes) to optically aligned with respected to the dielectric layer during fabrication of a semiconductor device

Claims 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoon et al. (U.S. 6,479,887 B1) in view of Yang (U.S. 6,498,387 B1) and further in view of Smith (U.S. 6,300,149).

Yoon and Yang teaches everything above except for wherein said wafer is magnetically aligned with respected to said dielectric tape; wherein oppositely charged magnetically elements are provided on said wafer and said tape; further comprising the step of locating a magnetic ring in a charged slot. However, Smith'149 discloses an integrated circuit with (21) wherein said wafer is magnetically aligned with respected to said dielectric tape (see column 4, lines 30-67); (22) wherein oppositely charged magnetically elements are provided on said wafer and said tape (see column 4, lines 30-67); (23) further comprising the step of locating a magnetic ring in a charged slot

(see column 4, lines 30-67). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the teachings of Yoon and Yang (in accordance with the teaching of Smith) to magnetically aligned with respected to the dielectric layer during fabrication of a semiconductor device.

#### **PRIOR ART REJECTIONS**

### **Statutory Basis**

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

#### The Rejections

Claims 35, 38 and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lam (U.S. 6,344,104 B1) in view of Yang (U.S. 6,498,387 B1).

Lam discloses a semiconductor device with

Respect to claims:

(35) connecting said semiconductor devices to respective ball grid arrays located on said substrate; testing said semiconductor devices through said ball grid arrays (see Figures 5-8).

Lam teaches the above outlined features except for adhering said wafer to a flexible substrate. However, Yang discloses a wafer level package with (35) adhering said wafer to a flexible substrate (see column 4, lines 29-34); (37) further comprising the step of singulating packages from said wafer and said substrate (see column 4, lines 29-34); (38) further comprising the step of segregating defective packages from other packages (see column 4, lines 29-34); (41) further comprising the step of segregating defective packages from other packages (see column 4, lines 29-34). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the teaching of Lam (in accordance with the teaching of Yang). Doing so would facilitate the manufacture of the semiconductor device and enhance the speed of the semiconductor device.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:15-2:45).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). Muzzelle

Chuong Anh Luu Patent Examiner

June 29, 2006